

### **General Description**

The MAX6316-MAX6322 family of microprocessor (µP) supervisory circuits monitors power supplies and microprocessor activity in digital systems. It offers several combinations of push/pull, open-drain, and bidirectional (such as Motorola 68HC11) reset outputs, along with watchdog and manual reset features. The Selector Guide below lists the specific functions available from each device. These devices are specifically designed to ignore fast negative transients on VCC. Resets are guaranteed valid for VCC down to 1V.

These devices are available in 26 factory-trimmed reset threshold voltages (from 2.5V to 5V, in 100mV increments), featuring four minimum power-on reset timeout periods (from 1ms to 1.12s), and four watchdog timeout periods (from 6.3ms to 25.6s). Thirteen standard versions are available with an order increment requirement of 2500 pieces (see Standard Versions table); contact the factory for availability of other versions, which have an order increment requirement of 10,000 pieces.

The MAX6316-MAX6322 are offered in a miniature 5-pin SOT23 package.

### **Applications**

Portable Computers Computers Controllers Intelligent Instruments Portable/Battery-Powered Equipment **Embedded Control Systems** 

#### Features

- Small 5-Pin SOT23 Package
- Available in 26 Reset Threshold Voltages 2.5V to 5V, in 100mV Increments
- ♦ Four Reset Timeout Periods 1ms, 20ms, 140ms, or 1.12s (min)
- **♦ Four Watchdog Timeout Periods** 6.3ms, 102ms, 1.6s, or 25.6s (typ)
- ♦ Four Reset Output Stages Active-High, Push/Pull Active-Low, Push/Pull Active-Low, Open-Drain Active-Low, Bidirectional
- ♦ Guaranteed Reset Valid to V<sub>CC</sub> = 1V
- **♦ Immune to Short Negative Vcc Transients**
- **♦ Low Cost**
- No External Components

### **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE
MAX6316LUKT	-40°C to +85°C	5 SOT23-5
MAX6316MUKT	-40°C to +85°C	5 SOT23-5
MAX6317HUKT	-40°C to +85°C	5 SOT23-5
MAX6318HUKT	-40°C to +85°C	5 SOT23-5
MAX6318MHUKT	-40°C to +85°C	5 SOT23-5

Ordering Information continued at end of data sheet.

Typical Operating Circuit and Pin Configurations appear at end of data sheet.

#### **Selector Guide**

	WATOURGO	MANUAL				
PART	WATCHDOG INPUT	RESET INPUT	ACTIVE-LOW PUSH/PULL	ACTIVE-HIGH PUSH/PULL	ACTIVE-LOW BIDIRECTIONAL	ACTIVE-LOW OPEN-DRAIN
MAX6316L	~	~	~	_	_	_
MAX6316M	V	~	_	_	~	_
MAX6317H	V	~	_	~	_	_
MAX6318LH	V	_	~	~	_	_
MAX6318MH	~	_	_	~	~	_
MAX6319LH	_	~	~	~	_	_
MAX6319MH	_	~	_	~	~	_
MAX6320P	~	~	_	_	_	V
MAX6321HP	~	_	_	~	_	V
MAX6322HP	_	<b>/</b>	_	~	_	V

<sup>\*</sup> The MAX6318/MAX6319/MAX6321/MAX6322 feature two types of reset output on each device.

MIXIM

### **ABSOLUTE MAXIMUM RATINGS**

0.3V to +6V
only)0.3V to +6V
$0.3V$ to $(V_{CC} + 0.3V)$
20mA

Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
SOT23-5 (derate 7.1mW/°C above +70°C	)571mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 2.5 \text{V to } 5.5 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25 ^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Voltage Range	Vcc	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		1		5.5	V
		MAX6316/MAX6317/MAX6318/ V <sub>CC</sub> = 5.5V MAX6320/MAX6321:			10	20	
Supply Current	Icc	MR and WDI unconnected	$V_{CC} = 3.6V$		5	12	μA
,		MAX6319/MAX6322:	$V_{CC} = 5.5V$		5	12	
		MR unconnected	$V_{CC} = 3.6V$		3	8	
Reset Threshold Temperature Coefficient	ΔV <sub>TH</sub> /°C				40		ppm/°C
Donat Throubold (Note 2)	Vpor	T <sub>A</sub> = +25°C		V <sub>TH</sub> -1.5%	V <sub>TH</sub>	V <sub>TH</sub> +1.5%	V
Reset Threshold (Note 2)	VRST	$T_A = -40$ °C to $+85$ °C		V <sub>TH</sub> -2.5%	V <sub>TH</sub>	V <sub>TH</sub> +2.5%	ľ
Reset Threshold Hysteresis					3		mV
		MAX63AT		1	1.4	2	
Reset Active Timeout Period	t <sub>RP</sub>	MAX63BT	20	28	40	ms	
Heset Active Timeout Fellou		MAX63CT	140	200	280		
		MAX63DT	1120	1600	2240		
V <sub>CC</sub> to RESET Delay	t <sub>RD</sub>	V <sub>CC</sub> falling at 1mV/µs			40		μs
PUSH/PULL RESET OUTPUT (	MAX6316L/I	MAX6317H/MAX6318_H/MAX631	19_H/MAX6321	HP/MAX632	2HP)		
		$V_{CC} \ge 1.0V$ , $I_{SINK} = 50\mu A$				0.3	
	VoL	V <sub>CC</sub> ≥ 1.2V, I <sub>SINK</sub> = 100μA				0.3	
RESET Output Voltage	VOL	$V_{CC} \ge 2.7V$ , $I_{SINK} = 1.2mA$				0.3	V
Tieder datput voltage		V <sub>CC</sub> ≥ 4.5V, I <sub>SINK</sub> = 3.2mA				0.4	
	VOH	V <sub>CC</sub> ≥ 2.7V, I <sub>SOURCE</sub> = 500µA		0.8 x V <sub>CC</sub>			
	V 011	V <sub>CC</sub> ≥ 4.5V, I <sub>SOURCE</sub> = 800μA		V <sub>CC</sub> - 1.5			
	VoL		V <sub>CC</sub> ≥ 2.7V, I <sub>SINK</sub> = 1.2mA			0.3	
			V <sub>CC</sub> ≥ 4.5V, I <sub>SINK</sub> = 3.2mA			0.4	
RESET Output Voltage		V <sub>CC</sub> ≥ 1.8V, I <sub>SOURCE</sub> = 150µA		0.8 x V <sub>CC</sub>			V
	Voh	VCC ≥ 2.7V, ISOURCE = 500µA	0.8 x VCC				
		V <sub>CC</sub> ≥ 4.5V, I <sub>SOURCE</sub> = 800µA		V <sub>CC</sub> - 1.5			

Note 1: Over-temperature limits are guaranteed by design, not production tested.

**Note 2:** A factory-trimmed voltage divider programs the nominal reset threshold (V<sub>TH</sub>). Factory-trimmed reset thresholds are available in 100mV increments from 2.5V to 5V (see Table 1 at end of data sheet).

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 2.5 \text{V to } 5.5 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25 ^{\circ}\text{C.})$  (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
BIDIRECTIONAL RESET OUTP	UT (MAX63	16M/MAX6318MH/MAX6319MH)					
Transition Flip-Flop Setup Time	ts	(Note 3)		400		ns	
		V <sub>CC</sub> = 3.0V, C <sub>L</sub> = 120pF			333		
RESET Output Rise Time		V <sub>C</sub> C = 5.0V, C <sub>L</sub> = 200pF			333		
(Note 4)	t <sub>R</sub>	V <sub>CC</sub> = 3.0V, C <sub>L</sub> = 250pF			666	ns	
		V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 400pF			666		
Active Pullup Enable Threshold	VPTH	V <sub>CC</sub> = 5.0V	0.4	0.65		V	
RESET Active Pullup Current		Vcc = 5.0V		20		mA	
RESET Pullup Resistance			4.2	4.7	5.2	kΩ	
OPEN-DRAIN RESET OUTPUT	(MAX6320	P/MAX6321HP/MAX6322HP)	'				
		V <sub>CC</sub> ≥ 1.0V, I <sub>SINK</sub> = 50μA			0.3		
DECET Output Valtage	Va	V <sub>C</sub> C ≥ 1.2V, I <sub>SINK</sub> = 100µA			0.3	V	
RESET Output Voltage	VoL	V <sub>CC</sub> ≥ 2.7V, I <sub>SINK</sub> = 1.2mA			0.3	V	
		V <sub>CC</sub> ≥ 4.5V, I <sub>SINK</sub> = 3.2mA			0.4		
Open-Drain Reset Output Leakage Current	ILKG				1.0	μΑ	
WATCHDOG INPUT (MAX6316	/MAX6317H	I/MAX6318_H/MAX6320P/MAX6321HP)	· · · · · · · · · · · · · · · · · · ·				
		MAX63 W-T	4.3	6.3	9.3	- ms	
Watah dan Timonaut Daria d		MAX63 X-T	71	102	153		
Vatchdog Timeout Period	twD	MAX63 Y-T	1.12	1.6	2.4		
		MAX63 Z-T	17.9	25.6	38.4	S	
WDI Pulse Width	twDI	V <sub>IL</sub> = 0.3 x V <sub>CC</sub> , V <sub>IH</sub> = 0.7 x V <sub>CC</sub>	50			ns	
MDI Issaut Throughold	VIL	(Nlata 5)	0.3 x V <sub>CC</sub>			V	
WDI Input Threshold	VIH	(Note 5)			0.7 x V <sub>CC</sub>	V	
WDI Input Current	lum.	WDI = V <sub>CC</sub> , time average		120	160		
(Note 6)	IWDI	V <sub>WDI</sub> = 0, time average	-20	-15		μΑ	
MANUAL RESET INPUT (MAXE	316_/MAX	5317H/MAX6319_H/MAX6320P/MAX6322H	IP)				
	VIL	V 4 0V	0.8				
MD lossest Thoras de al al	VIH	V <sub>TH</sub> > 4.0V			2.0	.,	
MR Input Threshold	VIL	V	0.3 x V <sub>CC</sub>			- V	
	VIH	V <sub>TH</sub> < 4.0V			0.7 x V <sub>CC</sub>		
MR Input Pulse Width			1			μs	
MR Glitch Rejection				100		ns	
MR Pullup Resistance			35	52	75	kΩ	
MR to Reset Delay		$V_{CC} = 5V$		230		ns	

- Note 3: This is the minimum time RESET must be held low by an external pulldown source to set the active pullup flip-flop.
- **Note 4:** Measured from  $\overline{RESET}$  V<sub>OL</sub> to (0.8 x V<sub>CC</sub>), R<sub>LOAD</sub> =  $\infty$ .
- Note 5: WDI is internally serviced within the watchdog period if WDI is left unconnected.
- Note 6: The WDI input current is specified as the average input current when the WDI input is driven high or low. The WDI input is designed for a three-stated-output device with a 10μA maximum leakage current and capable of driving a maximum capacitive load of 200pF. The three-state device must be able to source and sink at least 200μA when active.


### **Typical Operating Characteristics**

 $(T_A = +25$ °C, unless otherwise noted.)


#### MAX6316/MAX6317/MAX6318/MAX6320/MAX6321 SUPPLY CURRENT vs. TEMPERATURE




## V<sub>CC</sub> FALLING TO RESET PROPAGATION DELAY vs. Temperature




### MAX6316/MAX6317/MAX6319/MAX6320/MAX6322 MANUAL RESET TO RESET




## NORMALIZED RESET TIMEOUT PERIOD vs. TEMPERATURE




#### MAX6316/MAX6317/MAX6318/MAX6320/MAX6321 NORMALIZED WATCHDOG TIMEOUT PERIOD vs. TEMPERATURE



## MAXIMUM V<sub>CC</sub> TRANSIENT DURATION vs. RESET THRESHOLD OVERDRIVE



#### MAX6316M/6318MH/6319MH Bidirectional Pullup Characteristics



## Pin Description

	P	IN			
MAX6316L MAX6316M MAX6320P	MAX6317H	MAX6318LH MAX6318MH MAX6321HP	MAX6319LH MAX6319MH MAX6322HP	NAME	FUNCTION
					MAX6316L/MAX6318LH/MAX6319LH: Active-Low, Reset Output. CMOS push/pull output (sources and sinks current).
1	_	1	1	RESET	MAX6316M/MAX6318MH/MAX6319MH: Bidirectional, Active-Low, Reset Output. Intended to interface directly to microprocessors with bidirectional resets such as the Motorola 68HC11.
					MAX6320P/MAX6321HP/MAX6322HP: Open-Drain, Active-Low, Reset Output. NMOS output (sinks current only). Connect a pullup resistor from RESET to any supply voltage up to 6V.
_	1	3	3	RESET	Active-High, Reset Output. CMOS push/pull output (sources and sinks current). Inverse of RESET.
2	2	2	2	GND	Ground
3	3	_	4	MR	Active-Low, Manual Reset Input. Pull low to force a reset. Reset remains asserted for the duration of the Reset Timeout Period after MR transitions from low to high. Leave unconnected or connected to VCC if not used.
4	4	4	_	WDI	Watchdog Input. Triggers a reset if it remains either high or low for the duration of the watchdog timeout period. The internal watchdog timer clears whenever a reset asserts or whenever WDI sees a rising or falling edge. To disable the watchdog feature, leave WDI unconnected or three-state the driver connected to WDI.
5	5	5	5	Vcc	Supply Voltage. Reset is asserted when V <sub>CC</sub> drops below the Reset Threshold Voltage (V <sub>RST</sub> ). Reset remains asserted until V <sub>CC</sub> rises above V <sub>RST</sub> and for the duration of the Reset Timeout Period (t <sub>RP</sub> ) once V <sub>CC</sub> rises above V <sub>RST</sub> .




Figure 1. Functional Diagram

### **Detailed Description**

A microprocessor's ( $\mu$ P) reset input starts or restarts the  $\mu$ P in a known state. The reset output of the MAX6316–MAX6322  $\mu$ P supervisory circuits interfaces with the reset input of the  $\mu$ P, preventing code-execution errors during power-up, power-down, and brownout conditions (see the *Typical Operating Circuit*). The MAX6316/MAX6317/MAX6318/MAX6320/MAX6321 are also capable of asserting a reset should the  $\mu$ P become stuck in an infinite loop.

#### **Reset Output**

The MAX6316L/MAX6318LH/MAX6319LH feature an active-low reset output, while the MAX6317H/MAX6318\_H/MAX6319\_H/MAX6321HP/MAX6322HP feature an active-high reset output. RESET is guaranteed to be a logic low and RESET is guaranteed to be a logic high for VCC down to 1V.

The MAX6316–MAX6322 assert reset when VCC is below the reset threshold (VRST), when  $\overline{\text{MR}}$  is pulled low (MAX6316\_/MAX6317H/MAX6319\_H/MAX6320P/MAX6322HP only), or if the WDI pin is not serviced within

the watchdog timeout period (twp). Reset remains asserted for the specified reset active timeout period (tpp) after VCC rises above the reset threshold, after  $\overline{\text{MR}}$  transitions low to high, or after the watchdog timer asserts the reset (MAX6316\_/MAX6317H/MAX6318\_H/MAX6320P/MAX6321HP). After the reset active timeout period (tpp) expires, the reset output deasserts, and the watchdog timer restarts from zero (Figure 2).




Figure 2. Reset Timing Diagram

### Bidirectional RESET Output

The MAX6316M/MAX6318MH/MAX6319MH are designed to interface with  $\mu Ps$  that have bidirectional reset pins, such as the Motorola 68HC11. Like an open-drain output, these devices allow the  $\mu P$  or other devices to pull the bidirectional reset (RESET) low and assert a reset condition. However, unlike a standard open-drain output, it includes the commonly specified 4.7k $\Omega$  pullup resistor with a P-channel active pullup in parallel.

This configuration allows the MAX6316M/MAX6318MH/MAX6319MH to solve a problem associated with  $\mu Ps$  that have bidirectional reset pins in systems where several devices connect to  $\overline{RESET}$  (Figure 3). These  $\mu Ps$  can often determine if a reset was asserted by an external device (i.e., the supervisor IC) or by the  $\mu P$  itself (due to a watchdog fault, clock error, or other source), and then jump to a vector appropriate for the source of the reset. However, if the  $\mu P$  does assert reset, it does not retain the information, but must determine the cause after the reset has occurred.

The following procedure describes how this is done in the Motorola 68HC11. In all cases of reset, the  $\mu P$  pulls RESET low for about four external-clock cycles. It then releases RESET, waits for two external-clock cycles, then checks RESET's state. If RESET is still low, the  $\mu P$  concludes that the source of the reset was external and, when RESET eventually reaches the high state, it jumps to the normal reset vector. In this case, stored-state information is erased and processing begins from

scratch. If, on the other hand, RESET is high after a delay of two external-clock cycles, the processor knows that it caused the reset itself and can jump to a different vector and use stored-state information to determine what caused the reset.

A problem occurs with faster  $\mu Ps$ ; two external-clock cycles are only 500ns at 4MHz. When there are several devices on the reset line, and only a passive pullup resistor is used, the input capacitance and stray capacitance can prevent  $\overline{RESET}$  from reaching the logic high state (0.8 × V<sub>CC</sub>) in the time allowed. If this happens, all resets will be interpreted as external. The  $\mu P$  output stage is guaranteed to sink 1.6mA, so the rise time can not be reduced considerably by decreasing the 4.7k $\Omega$  internal pullup resistance. See Bidirectional Pullup Characteristics in the *Typical Operating Characteristics*.

The MAX6316M/MAX6318MH/MAX6319MH overcome this problem with an active pullup FET in parallel with the 4.7k $\Omega$  resistor (Figures 4 and 5). The pullup transistor holds RESET high until the  $\mu$ P reset I/O or the supervisory circuit itself forces the line low. Once RESET goes below VPTH, a comparator sets the transition edge flip-flop, indicating that the next transition for RESET will be low to high. When RESET is released, the 4.7k $\Omega$  resistor pulls RESET up toward VCC. Once RESET rises above VPTH but is below (0.85 x VCC), the active P-channel pullup turns on. Once RESET rises above (0.85 x VCC) or the 2 $\mu$ s one-shot times out, the active pullup turns off. The parallel combination of the 4.7k $\Omega$  pullup and the




Figure 3. MAX6316M/MAX6318MH/MAX6319MH Supports Additional Devices on the Reset Bus




Figure 4. MAX6316/MAX6318MH/MAX6319MH Bidirectional Reset Output Functional Diagram

P-channel transistor on-resistance quickly charges stray capacitance on the reset line, allowing RESET to transition from low to high within the required two electronic-clock cycles, even with several devices on the reset line. This process occurs regardless of whether the reset was caused by VCC dipping below the reset threshold, the watchdog timing out,  $\overline{\text{MR}}$  being asserted, or the  $\mu\text{P}$  or other device asserting RESET. The parts do not require an external pullup. To minimize supply current consumption, the internal 4.7k $\Omega$  pullup resistor disconnects from the supply whenever the MAX6316M/MAX6319MH assert reset.

#### **Open-Drain RESET Output**

The MAX6320P/MAX6321HP/MAX6322HP have an active-low, open-drain reset output. This output structure will sink current when RESET is asserted. Connect a pullup resistor from RESET to any supply voltage up to 6V (Figure 6). Select a resistor value large enough to




Figure 5. Bidirectional RESET Timing Diagram




Figure 6. MAX6320P/MAX6321HP/MAX6322HP Open-Drain RESET Output Allows Use with Multiple Supplies

register a logic low (see *Electrical Characteristics*), and small enough to register a logic high while supplying all input current and leakage paths connected to the  $\overline{\text{RESET}}$  line. A  $10\text{k}\Omega$  pullup is sufficient in most applications.

#### Manual-Reset Input

The MAX6316\_/MAX6317H/MAX6319\_H/MAX6320P/ MAX6322HP feature a manual reset input. A logic low on  $\overline{\text{MR}}$  asserts a reset. After  $\overline{\text{MR}}$  transitions low to high, reset remains asserted for the duration of the reset timeout period (tRP). The  $\overline{\text{MR}}$  input is connected to VCC through an internal 52k $\Omega$  pullup resistor and therefore can be left unconnected when not in use.  $\overline{\text{MR}}$  can be driven with TTL-logic levels in 5V systems, with CMOS-logic levels in 3V systems, or with open-drain or open-collector output devices. A normally-open momentary switch from  $\overline{\text{MR}}$  to ground can also be used; it requires no external debouncing circuitry.  $\overline{\text{MR}}$  is designed to reject fast, negative-going transients (typically 100ns pulses). A 0.1µF capacitor from  $\overline{\text{MR}}$  to ground provides additional noise immunity.

The  $\overline{\text{MR}}$  input pin is equipped with internal ESD-protection circuitry that may become forward biased. Should  $\overline{\text{MR}}$  be driven by voltages higher than VCC, excessive current would be drawn, which would damage the part. For example, assume that  $\overline{\text{MR}}$  is driven by a +5V supply other than VCC. If VCC drops lower than +4.7V,  $\overline{\text{MR}}$ 's absolute maximum rating is violated [-0.3V to (VCC + 0.3V)], and undesirable current flows through the ESD structure from  $\overline{\text{MR}}$  to VCC. To avoid this, use the same supply for  $\overline{\text{MR}}$  as the supply monitored by VCC. This guarantees that the voltage at  $\overline{\text{MR}}$  will never exceed VCC.

#### Watchdog Input

The MAX6316\_/MAX6317H/MAX6318\_H/MA $\bar{X}$ 6320P/MAX6321HP feature a watchdog circuit that monitors the  $\mu$ P's activity. If the  $\mu$ P does not toggle the watchdog input (WDI) within the watchdog timeout period (tWD), reset asserts. The internal watchdog timer is cleared by reset or by a transition at WDI (which can detect pulses as short as 50ns). The watchdog timer remains cleared while reset is asserted. Once reset is released, the timer begins counting again (Figure 7).

The WDI input is designed for a three-stated output device with a  $10\mu A$  maximum leakage current and the capability of driving a maximum capacitive load of 200pF. The three-state device must be able to source and sink at least  $200\mu A$  when active. Disable the watchdog function by leaving WDI unconnected or by three-stating the driver connected to WDI. When the watchdog timer is left open circuited, the timer is cleared internally at intervals equal to 7/8 of the watchdog period.




Figure 7. Watchdog Timing Relationship

## Applications Information

#### **Watchdog Input Current**

The WDI input is internally driven through a buffer and series resistor from the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog timeout period. When high, WDI can draw as much as 160µA. Pulsing WDI high at a low duty cycle will reduce the effect of the large input current. When WDI is left unconnected, the watchdog timer is serviced within the watchdog timeout period by a low-high-low pulse from the counter chain.

#### **Negative-Going Vcc Transients**

These supervisors are immune to short-duration, negative-going VCC transients (glitches), which usually do not require the entire system to shut down. Typically, 200ns large-amplitude pulses (from ground to VCC) on the supply will not cause a reset. Lower amplitude pulses result in greater immunity. Typically, a VCC transient that goes 100mV under the reset threshold and lasts less than 4µs will not trigger a reset. An optional 0.1µF bypass capacitor mounted close to VCC provides additional transient immunity.

## Ensuring Valid Reset Outputs Down to Vcc = 0

The MAX6316\_/MAX6317H/MAX6318\_H/MAX6319\_H/MAX6321HP/MAX6322HP are guaranteed to operate properly down to VCC = 1V. In applications that require valid reset levels down to VCC = 0, a pulldown resistor to active-low outputs (push/pull and bidirectional only, Figure 8) and a pullup resistor to active-high outputs (push/pull only, Figure 9) will ensure that the reset line is valid while the reset output can no longer sink or




Figure 8. Ensuring  $\overline{RESET}$  Valid to VCC = 0 on Active-Low Push/Pull and Bidirectional Outputs




Figure 9. Ensuring RESET Valid to  $V_{CC} = 0$  on Active-High Push/Pull Outputs

source current. This scheme does not work with the open-drain outputs of the MAX6320/MAX6321/MAX6322. The resistor value used is not critical, but it must be large enough not to load the reset output when VCC is above the reset threshold. For most applications,  $100k\Omega$  is adequate.

#### Watchdog Software Considerations (MAX6316/MAX6317/MAX6318/ MAX6320/MAX6321)

One way to help the watchdog timer monitor software execution more closely is to set and reset the watchdog input at different points in the program, rather than pulsing the watchdog input high-low-high or low-high-low. This technique avoids a stuck loop, in which the watchdog timer would continue to be reset inside the loop, keeping the watchdog from timing out.

Figure 10 shows an example of a flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the end of every subroutine or loop, then set high again when the program returns to the beginning. If the program should hang in any subroutine, the problem would be quickly corrected, since the I/O is continually set low and the watchdog timer is allowed to time out, causing a reset or interrupt to be issued. As described in the *Watchdog Input Current* section, this scheme results in higher time average WDI current than does leaving WDI low for the majority of the timeout period and periodically pulsing it low-high-low.






Figure 10. Watchdog Flow Diagram

### **Pin Configurations**



### Typical Operating Circuit



**Table 1. Factory-Trimmed Reset Thresholds** 

DADT		T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°0	C to +85°C
PART	MIN	TYP	MAX	MIN	MAX
MAX6350T	4.925	5.000	5.075	4.875	5.125
MAX6349T	7.827	4.900	4.974	4.778	5.023
MAX6348T	4.728	4.800	4.872	4.680	4.920
MAX6347T	4.630	4.700	4.771	4.583	4.818
MAX6346T	4.561	4.630	4.699	4.514	4.746
MAX6345T	4.433	4.500	4.568	4.388	4.613
MAX6344T	4.314	4.390	4.446	4.270	4.490
MAX6343T	4.236	4.300	4.365	4.193	4.408
MAX6342T	4.137	4.200	4.263	4.095	4.305
MAX6341T	4.039	4.100	4.162	3.998	4.203
MAX6340T	3.940	4.000	4.060	3.900	4.100
MAX6339T	3.842	3.900	3.959	3.803	3.998
MAX6338T	3.743	3.800	3.857	3.705	3.895
MAX6337T	3.645	3.700	3.756	3.608	3.793
MAX6336T	3.546	3.600	3.654	3.510	3.690
MAX6335T	3.448	3.500	3.553	3.413	3.588
MAX6334T	3.349	3.400	3.451	3.315	3.485
MAX6333T	3.251	3.300	3.350	3.218	3.383
MAX6332T	3.152	3.200	3.248	3.120	3.280
MAX6331T	3.034	3.080	3.126	3.003	3.157
MAX6330T	2.955	3.000	3.045	2.925	3.075
MAX6329T	2.886	2.930	2.974	2.857	3.000
MAX6328T	2.758	2.800	2.842	2.730	2.870
MAX6327T	2.660	2.700	2.741	2.633	2.768
MAX6326T	2.591	2.630	2.669	2.564	2.696
MAX6325T	2.463	2.500	2.538	2.438	2.563

**Table 2. Standard Versions** 

PART	RESET THRESHOLD (V)	MINIMUM RESET TIMEOUT (ms)	TYPICAL WATCHDOG TIMEOUTS (s)	SOT TOP MARK
MAX6316LUK29CY-T	2.93	140	1.6	ACDE
MAX6316LUK46CY-T	4.63	140	1.6	ACDD
MAX6316MUK29CY-T	2.93	140	1.6	ACDG
MAX6316MUK46CY-T	4.63	140	1.6	ACDF
MAX6317HUK46CY-T	4.63	140	1.6	ACDQ
MAX6318LHUK46CY-T	4.63	140	1.6	ACDH
MAX6318MHUK46CY-T	4.63	140	1.6	ACDJ
MAX6319LHUK46C-T	4.63	140	_	ACDK
MAX6319MHUK46C-T	4.63	140	_	ACDM
MAX6320PUK29CY-T	2.93	140	1.6	ACDO

2 \_\_\_\_\_\_ /N/XI/M

**Table 2. Standard Versions (continued)** 

PART	RESET THRESHOLD (V)	MINIMUM RESET TIMEOUT (ms)	TYPICAL WATCHDOG TIMEOUTS (s)	SOT TOP MARK
MAX6320PUK46CY-T	4.63	140	1.6	ACDN
MAX6321HPUK46CY-T	4.63	140	1.6	ACGL
MAX6322HPUK46C-T	4.63	140	1.6	ACGN

**Note:** Thirteen standard versions are available, with a required order increment of 2500 pieces. Sample stock is generally held on standard versions only. The required order increment for nonstandard versions is 10,000 pieces. Contact factory for availability.

**Table 3. Reset/Watchdog Timeout Periods** 

RESET TIMEOUT PERIODS						
SUFFIX	MIN	TYP	MAX	UNITS		
А	1	1.6	2			
В	20	30	40	ms		
С	140	200	280			
D	1.12	1.60	2.24	S		
	WAT	CHDOG TIMI	EOUT			
W	4.3	6.3	9.3	ms		
Х	71	102	153	1115		
Y	1.12	1.6	2.4			
Z	17.9	25.6	38.4	S		

## Chip Information

TRANSISTOR COUNT: 191


SUBSTRATE IS INTERNALLY CONNECTED TO V+

## Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE
MAX6319LHUKT	-40°C to +85°C	5 SOT23-5
MAX6319MHUKT	-40°C to +85°C	5 SOT23-5
MAX6320PUKT	-40°C to +85°C	5 SOT23-5
MAX6321HPUKT	-40°C to +85°C	5 SOT23-5
MAX6322HPUKT	-40°C to +85°C	5 SOT23-5

**Note:** These devices are available with factory-set V<sub>CC</sub> reset thresholds from 2.5V to 5V, in 0.1V increments. Insert the desired nominal reset threshold (25 to 50, from Table 1) into the blanks following the letters UK. All devices offer factory-programmed reset timeout periods. Insert the letter corresponding to the desired reset timeout period (A, B, C, or D from Table 3) into the blank following the reset threshold suffix. Parts that offer a watchdog feature (see Selector Guide) are factory-trimmed to one of four watchdog timeout periods. Insert the letter corresponding to the desired watchdog timeout period (W, X, Y, or Z from Table 3) into the blank following the reset timeout suffix.

## **Package Information**



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.